

Features

- **Source/Sink 3A**
- **Up to 1MHz Switches Frequency**
- **Up to 94% Efficiency**
- **Internal PMOS/NMOS Switches**
 - 70mW/40mW On-Resistance at $V_{IN} = 4.5V$
 - 90mW/60mW On-Resistance at $V_{IN} = 3V$
- **$\pm 1\%$ Output Accuracy**
- **1.1V to V_{IN} Adjustable Output Voltage**
- **3V to +5.5V Input Voltage Range**
- **$< 1\mu A$ Shutdown Supply Current**
- **Programmable Constant-Off-Time Operation**
- **Thermal Shutdown**
- **Adjustable Soft-Start Inrush Current Limiting**
- **Output Short-Circuit Protection**
- **Lead Free and Green Devices Available (RoHS Compliant)**

Applications


- **Motherboard**
- **Graphics Cards**
- **Cable or DSL Modems, Set Top Boxes**
- **DSP Supplies**
- **Memory Supplies**
- **5V Input DC-DC Regulators**
- **Distributed Power Supplies**

General Description


The APW7093 is a reversible energy flow, constant-off-time, pulse-width modulated (PWM), step-down DC-DC converter. It is ideal for use in notebook and sub-notebook computers that require 1.1V to 5V active termination power supplies. This device features an internal PMOS power switch and internal synchronous rectifier for high efficiency and reduced component count. The internal 90m Ω PMOS power switch and 60m Ω NMOS synchronous-rectifier switch easily deliver continuous load currents up to 3A. The APW7093 accurately tracks an external reference voltage, produces an adjustable output from 1.1V to V_{IN} , and achieves efficiencies as high as 94%.

The APW7093 uses a unique current-mode, constant-off-time, PWM control scheme that allows the output to source or sink current. This feature allows energy to return to the input power supply that otherwise would be wasted. The programmable constant-off-time architecture sets switching frequencies up to 1MHz, allowing the user to optimize performance trade-offs between efficiency, output switching noise, component size, and cost. The APW7093 features an adjustable soft-start to limit surge currents during startup, a 100% duty-cycle mode for low-dropout operation, and a low-power shutdown mode that disables the power switches and reduces supply current below 1 μA . The APW7093 is available in a 32-pin TQFN with an exposed backside pad or a 16-pin SSOP.

Pin Configuration






TQFN 5x5 - 32



SSOP - 16

Ordering and Marking Information

<p>APW7093 </p> <p>Assembly Material</p> <p>Handling Code</p> <p>Temperature Range</p> <p>Package Code</p>	<p>Package Code</p> <p>N : SSOP-16 QB : TQFN 5x5-32</p> <p>Operating Ambient Temperature Range</p> <p>I : -45 to 85 °C</p> <p>Handling Code</p> <p>TR : Tape & Reel</p> <p>Assembly Material</p> <p>L : Lead Free Device</p> <p>G : Halogen and Lead Free Device</p>
<p>APW7093 N : </p>	<p>XXXXX - Date Code</p>
<p>APW7093 QB : </p>	<p>XXXXX - Date Code</p>

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V _{CC}	VCC to GND	-0.3 ~ +6	V
	IN to VCC	±0.3	V
	GND to PGND	±0.3	V
	SHDN, SS, FB, TOFF, VREF to GND	-0.3 ~ VCC+0.3	V

Absolute Maximum Ratings (Cont.) (Note 1)

Symbol	Parameter	Rating	Unit
V_{EXTREF}	EXTREF to GND	-0.3 ~ $V_{IN}-1.7$	V
P_D	Power Dissipation; Part Mount on 1in2 of 1oz copper; TQFN-32	1.6	W
	Power Dissipation; Part Mount on 1in2 of 1oz copper; SSOP-16	1	W
	LX Current	-3.5 ~ +4.1	A
T_A	Operating Temperature Range	-40 ~ +85	°C
T_J	Junction Temperature	+150	°C
T_{STG}	Storage Temperature Range	-65~+150	°C
T_{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommend Operating Conditions

Symbol	Parameter	Range			Unit
		Min.	Typ.	Max.	
V_{IN}	Input Voltage Range	3	-	5.5	V
V_{OUT}	Output Voltage Range ($V_{EXTREF} \leq V_{IN}-1.7V$)	1.1	-	V_{IN}	V
C_{OUT}	Output Capacitor	220	330	-	μF
C_{IN}	Input Capacitor (Low ESR)	22	33	-	μF
L	Inductor	0.56	1	-	μH
R_{TOFF}	Programmed Off-Time Resistance(Refer to Application section for further Information.)	-	-	-	k Ω

Electrical Characteristics

($V_{IN}=V_{CC}=3.3V$, $V_{EXTREF}=+1.1V$, $T_A = -45$ to $+85^{\circ}C$, unless otherwise noted, Typical values are at $T_A = +25^{\circ}C$).

Symbol	Parameter	Test Conditions	APW7093			Unit
			Min.	Typ.	Max.	
V_{IN}, V_{CC}	Input Voltage		3.0	-	5.5	V
	Feedback Voltage Accuracy (VFB - V_{EXTREF})	$V_{IN}=V_{CC}=+3.0V$ to $+5.5V$, $I_{LOAD}=0$, $V_{EXTREF}=1.25V$ (Note 2)	-12	-	+12	mV
ΔV_{FB}	Feedback Load Regulation Error	$I_{LOAD}=-3A$ to $+3A$, $V_{EXTREF}=+1.25V$	-	20	-	mV
V_{EXTREF}	External Reference Voltage Range	$V_{IN}=V_{CC}=+3.0$ to $+5.5V$	$V_{REF} - 0.01$	-	$V_{IN} - 1.7$	V
V_{REF}	Reference Voltage		1.078	1.100	1.122	V
	Reference Load Regulation	$I_{REF} = -1\mu A$ to $+10\mu A$	-	0.3	2	mV
R_{PMOS}	PMOS Switch On-Resistance	$I_{LX}=0.5A$				
		$V_{IN}=+4.5V$	-	70	140	m Ω
		$V_{IN}=+3.0V$	-	90	180	

Electrical Characteristics (Cont.)

($V_{IN}=V_{CC}=3.3V$, $V_{EXTREF}=+1.1V$, $T_A = -45$ to $+85^{\circ}C$, unless otherwise noted, Typical values are at $T_A = +25^{\circ}C$).





Symbol	Parameter	Test Conditions		APW7093			Unit
				Min.	Typ.	Max.	
R _{NMOS}	NMOS Switch On-Resistance	I _{LX} =0.5A	V _{IN} =+4.5V	-	50	100	mΩ
			V _{IN} =+3.0V	-	60	120	
I _{LIMIT}	Current Limit Threshold	V _{IN} > V _{LX}		3.5	4.1	4.7	A
f _{SW}	Switching Frequency	(Note3)		-	-	1	MHz
I _{CC}	No Load Supply Current	f _{SW} =500kHz		-	1	-	mA
I _{IN}		f _{SW} =500kHz		-	32	-	
I _{SHDN}	Shutdown Supply Current	SHDN = GND, I _{CC} + I _{IN}		-	<1	15	μA
	Thermal Shutdown Threshold	Hysteresis =15°C		-	150	-	°C
UVLO	Under Voltage Lockout Threshold	V _{CC} falling, hysteresis = 90mV		2.5	2.6	2.7	V
I _{FB}	FB Input Current	V _{FB} =V _{EXTREF} +0.1V		0	60	250	nA
T _{OFF}	Off-Time	R _{TOFF} =30.1kΩ		0.40	0.44	0.48	μs
		R _{TOFF} =110kΩ		1.10	1.20	1.30	
		R _{TOFF} =499kΩ		4.3	4.8	5.3	
	Startup Off-Time			4×TOFF			μs
T _{ON}	On-Time	(Note 3)		0.34	-	-	μs
I _{SS}	SS Source Current			4	5	6	μA
I _{SS}	SS Sink Current	V _{SS} =1V		2	-	-	μA
	SHDN Input Current	V _{SHDN} =0, V _{CC}		-1	-	+1	μA
V _{IL}	SHDN Logic Levels			-	-	0.8	V
V _{IH}				2.0	-	-	
I _{OUT(RMS)}	Maximum Output RMS Current			-	-	3.1	A _{RMS}
V _{IL}	SHDN Logic Levels			-	-	0.8	V
V _{IH}				2.0	-	-	
I _{OUT(RMS)}	Maximum Output RMS Current			-	-	3.1	A _{RMS}

Note 2: The output voltage will have a DC-regulation level lower than the feedback error comparator threshold by 50% of the ripple.

Note 3: Recommended operating frequency, not production tested.





Typical Operating Characteristics

(Circuit of Figure2, $V_{OUT}=1.25V$, for $V_{IN}=3.3V$: $L=0.68\mu H$, $R_{TOFF}=68k\Omega$; for $V_{IN}=5V$: $L=1\mu H$, $T_{OFF}=100k\Omega$. $T_A=25^\circ C$ if not specially)



Typical Operating Characteristics (Cont.)


(Circuit of Figure2, $V_{OUT}=1.25V$, for $V_{IN}=3.3V$: $L=0.68\mu H$, $R_{TOFF}=68k\Omega$; for $V_{IN}=5V$: $L=1\mu H$, $T_{OFF}=100k\Omega$. $T_A=25^\circ C$ if not specially)



Typical Operating Characteristics (Cont.)


(Circuit of Figure2, $V_{OUT}=1.25V$, for $V_{IN}=3.3V$: $L=0.68\mu H$, $R_{TOFF}=68k\Omega$; for $V_{IN}=5V$: $L=1\mu H$, $T_{OFF}=100k\Omega$. $T_A=25^\circ C$ if not specially)

Load Transient Response




$$V_{IN}=3.3V, V_{OUT}=1.25V, \frac{di}{dt} = \frac{3A}{ms}$$


Line Transient Response



Light Load Waveform





Heavy Load Waveform



Typical Operating Characteristics (Cont.)


(Circuit of Figure2, $V_{OUT}=1.25V$, for $V_{IN}=3.3V$: $L=0.68\mu H$, $R_{TOFF}=68k\Omega$; for $V_{IN}=5V$: $L=1\mu H$, $T_{OFF}=100k\Omega$. $T_A=25^\circ C$ if not specially)




Pin Description

PIN			FUNCTION
NAME	NO.		
	TQFN 5x5-23	SSOP-16	
N.C	1,5,7,9,11,13,16,19,25,26,28,30,32	X	No Connection, Not internally connected.
IN	2,4	2,4	Supply Voltage Input for the internal PMOS Power Switch. Not internally connected. Externally connect all pins for proper operation.
LX	3,21,22,27,29	3,14,16	Inductor Connection. Connection for the drains of the PMOS power switch and NMOS synchronous-rectifier switch. Connect the inductor from this node to the output filter capacitor and load. Not internally connected. Externally connect all pins for proper operation.
SS	6	5	Soft-Start Connect a capacitor from SS to GND to limit inrush current during start-up.
EXTREF	8	6	External Reference Input Feedback input regulates to VEXTREF. The PWM controller remains off until EXTREF is greater than REF.
TOFF	10	7	Off-Time Select Input. Sets the PMOS power switch constant-off-time. Connect a resistor from TOFF to GND to adjust the PMOS switch off-time.
FB	12	8	Feedback Input. Connect directly to output for fixed-voltage operation or to a resistive-divider for adjustable operating modes.
GND	14,17,backside pad, corner tabs	9	Analog Ground. Connect exposed backside pad and corner tabs to analog GND.
REF	15	10	Reference Output. Bypass REF to GND with a 0.1μF capacitor.
GND	17	11	Tie to GND (pin 13 QFN; pin 9 SSOP)
VCC	18	12	Analog Supply Voltage Input. Supplies internal analog circuitry. Bypass VCC with a 10Ω and 1μF low-pass filter. See Figure2.
PGND	20,23,24	13,15	Power Ground. Internally connected to the internal NMOS synchronous-rectifier switch.
SHDN	31	1	Shutdown control Input Drive SHDN low to disable the reference, control circuitry, and internal MOSFETs. Drive high or connect to VCC for normal operation.

Block Diagram



Typical Application Circuit



FOR $V_{IN}=5V$: $L=1\mu H$, $R_{Toff}=100k\Omega$

FOR $V_{IN}=3.3V$: $L=0.68\mu H$, $R_{Toff}=68k\Omega$

Function Description

The APW7093 synchronous, current-mode, constant-off-time, PWM DC-DC converter steps down input voltages of 3V to 5.5V to an adjustable output voltage from 1.1V to V_{IN} , as set by the voltage applied at EXTREF. It sources and sinks up to 3A of output current. Internal switches composed of a 90mW PMOS power switch and a 60mW NMOS synchronous-rectifier switch improve efficiency, reduce component count, and eliminate the need for an external Schottky diode across the synchronous switch.

The APW7093 operates in a constant-off-time mode under all loads. A single resistor-programmable constant-tradeoffs in efficiency, switching noise, component size, and cost. When power is drawn from a regulated supply, constant-off-time PWM architecture essentially provides constant-frequency operation. This architecture has the inherent advantage of quick response to line and load transients. The APW7093's current-mode, constant-off-time PWM architecture regulates the output voltage by changing the PMOS switch on-time relative to the constant-off-time.

Constant-Off-Time Operation

In the constant-off-time architecture, the FB voltage comparator turns the PMOS switch on at the end of each off-time, keeping the device in continuous-conduction mode. The PMOS switch remains on until the feedback voltage exceeds the external reference voltage (V_{EXTREF}) or the positive current limit is reached. When the PMOS switch turns off, it remains off for the programmed off-time (T_{OFF}). To control the current under short-circuit conditions, the PMOS switch remains off for approximately $4 \times T_{OFF}$ when $V_{FB} < V_{EXTREF}/4$.

Synchronous Rectification

In a step-down regulator without synchronous rectification, an external Schottky diode provides a path for current to flow when the inductor is discharging. Replacing the Schottky diode with a low-resistance NMOS synchronous switch reduces conduction losses and improves efficiency. The NMOS synchronous-rectifier switch turns on following a short delay (typ. 20ns) after the PMOS power switch turns off, thus preventing cross-conduction or "shoot-through." In constant-off-time mode, the synchronous-rectifier switch turns off just prior to the PMOS power switch turning on. While both switches are off, inductor

current flows through the internal body diode of the NMOS switch.

Current Sourcing and Sinking

By operating in a constant-off-time and pseudo-fixed-frequency mode, the APW7093 can both source and sink current. Depending on the output current requirement, the circuit operates in two modes. In the first mode, the output draws current and the APW7093 behaves as a regular buck controller, sourcing current to the output from the input supply rail. However, when the output is supplied by another source, the APW7093 operates in a second mode as a synchronous boost, taking power from the output and returning it to the input.

Thermal Resistance

Junction-to-ambient thermal resistance, θ_{JA} , is highly dependent on the amount of copper area immediately surrounding the IC leads. The APW7093 QFN package has 1 in square of copper area and a thermal resistance of 50°C/W with no forced airflow. The APW7093 16-pin SSOP evaluation kit has 0.5 in square of copper area and a thermal resistance of 80°C/W with no forced airflow. Airflow over the board significantly reduces the junction-to-ambient thermal resistance. For heat sinking purposes, it is essential to connect the exposed backside pad of the TQFN package to a large analog ground plane.

Shutdown

Drive \overline{SHDN} to a logic-level low to place the APW7093 in low-power shutdown mode and reduce supply current less than 1μA. In shutdown, all circuitry and internal MOSFETs turn off, so the LX node becomes high impedance. Drive \overline{SHDN} to a logic-level high or connect to VCC for normal operation.

Power Dissipation

Power dissipation in APW7093 is dominated by conduction losses in the two internal power switches. Power dissipation due to charging and discharging the gate capacitance of the internal switches (i.e., switching losses) is approximately:

$$P_{D(CAP)} = C \times V_{IN}^2 \times f_{SW}$$

Function Description (Cont.)

Power Dissipation (Cont.)

where $C = 500\text{pF}$ and f_{SW} is the switching frequency.
Resistive losses in the two power switches are approximated by:

$$P_{\text{D(RES)}} = I_{\text{OUT}}^2 \times R_{\text{PMOS}}$$

where R_{PMOS} is the on-resistance of the PMOS switch.
The junction-to-ambient thermal resistance required to dissipate this amount of power is calculated by:

$$\theta_{\text{JA}} = (T_{\text{J,MAX}} - T_{\text{A,MAX}}) / (P_{\text{D(CAP)}} + P_{\text{D(RES)}})$$

where:

θ_{JA} = junction-to-ambient thermal resistance

$T_{\text{J,MAX}}$ = maximum junction temperature

$T_{\text{A,MAX}}$ = maximum ambient temperature

Application Information

For typical applications, use the recommended component values in Figure 2. For other applications, take the following steps:

1. Select the desired PWM-mode switching frequency.
See Figure 3 for maximum operating frequency.
2. Select the constant-off-time as a function of input voltage, output voltage, and switching frequency.




Figure 3. Maximum Recommended Operation Frequency

3. Select R_{TOFF} as the function of off-time.
4. Select the inductor as the function of output voltage, off-time, and peak-to-peak inductor current.

Setting the Output Voltage

An external voltage applied to the EXTREF pin sets the output voltage of the APW7093. This can come directly from another voltage source or external reference. When FB is directly tied to the output (Figure 4), the output voltage range is limited by the external reference's input voltage limits. V_{EXTREF} should be limited less than $V_{IN} - 1.7V$. Failure to comply can cause the part to operate abnormally and may cause part damage. Alternatively, the output can be adjusted to V_{IN} by connecting FB to a resistor divider between the output voltage and the ground (Figure 5). Use 20k Ω for R1. R2 is given by:

$$R2 = R1 \cdot \left(\frac{V_{OUT}}{V_{EXTREF}} - 1 \right)$$





Figure 4. Adjusting the Output Voltage using EXTREF



$$R2 = R1 \cdot \left(\frac{V_{OUT}}{V_{EXTREF}} - 1 \right)$$

where $V_{EXTREF} = V_{REF} = 1.1V$

Figure 5. Adjusting the Output Voltage using FB

Programming the Switching Frequency and Off-Time and On-Time

The APW7093 features a programmable PWM-mode switching frequency, which is set by the input and output voltage and the value of R_{TOFF} , connected from T_{OFF} to the GND. R_{TOFF} sets the PMOS power switch off-time in PWM mode. Use the following equation to select the off-time while sourcing current according to the desired switching frequency in PWM mode:

$$T_{OFF} = \frac{(V_{IN} - V_{OUT} - V_{PMOS})}{f_{SW} (V_{IN} - V_{PMOS} + V_{NMOS})}$$

Application Information(Cont.)

Programming the Switching Frequency and Off-Time and On-Time (Cont.)

where:

- T_{OFF} = the programmed off-time
- V_{IN} = the input voltage
- V_{OUT} = the output voltage
- V_{PMOS} = the voltage drop across the internal PMOS power switch $|I_{OUT} \times R_{PMOS}|$
- V_{NMOS} = the voltage drop across the internal NMOS synchronous-rectifier switch $|I_{OUT} \times R_{NMOS}|$
- fS_w = switching frequency

Make sure that T_{ON} and T_{OFF} are greater than 400ns when sourcing current. Select R_{TOFF} according to the equation:

$$R_{TOFF} = (T_{OFF} - 0.18\mu s) \times (109k\Omega / 1.00\mu s)$$

Recommended values for R_{TOFF} range from 24k Ω to 410k Ω for off-times of 0.4 μs to 4 μs . Usually, the switching frequency is set as high as possible, and the inductor value is reduced to minimize the energy transferred from inductor to capacitor during load-step recovery.

The operating frequency of the APW7093 is determined primarily by T_{OFF} (set by R_{TOFF}), V_{IN} , and V_{OUT} shown in the following equation:

$$f_{SW} = \frac{(V_{IN} - V_{OUT} - V_{PMOS})}{T_{OFF}(V_{IN} - V_{PMOS} + V_{NMOS})}$$

However, as the output current increases, the voltage drop across the NMOS and PMOS switches increases and the voltage across the inductor decreases. This causes the frequency to drop. Assuming $R_{PMOS} = R_{NMOS}$, the change in frequency can be approximated with the following equation:

$$\Delta f_{SW} = \frac{-\Delta I_{OUT} \times R_{PMOS}}{V_{IN} \times T_{OFF}}$$

where R_{PMOS} is the resistance of the internal MOSFETs (70m Ω typ).

When sinking current, the switching frequency increases due to the on-resistances of the internal switches adding to the voltage across the inductor, reducing the on-time. Calculate T_{ON} when sinking current using the equation:

$$T_{ON} = T_{OFF} \left(\frac{V_{OUT} - V_{NMOS}}{V_{IN} - V_{OUT} + V_{PMOS}} \right)$$

Inductor Selection

The key inductor parameters must be specified: inductor value (L) and peak current (I_{PEAK}). A lower value of inductor allows smaller size but results in higher losses and ripple. A good compromise between size and losses is found at approximately a 25% ripple current to load current ratio ($\Delta I / I_{OUT} = 0.25$).

$$L = \frac{V_{OUT} \times T_{OFF}}{I_{OUT} \times 0.25}$$

The peak inductor current at full load is calculated by:

$$I_{PEAK} = I_{OUT} + \frac{V_{OUT} \times T_{OFF}}{2 \times L}$$

where I_{OUT} is the maximum source or sink current.

Choose an inductor with a saturation current at least as high as the peak inductor current. Additionally, verify the peak inductor current while sourcing output current ($I_{OUT} = I_{SOURCE}$) does not exceed the positive current limit. The inductor selecting should exhibit low losses at the chosen operating frequency.

Input Capacitor Selection

The input filter capacitor reduces peak currents and noise at the voltage source. A 22 μF to 47 μF capacitor may be required for higher power and dynamic loads. Low-ESR and low-ESL Tantalum or ceramic capacitor should be suitable.

Output Capacitor Selection

The output filter capacitor affects the output voltage ripple, output load-transient response, and feedback loop stability. The output filter capacitor must have low enough ESR to meet output ripple and load transient requirements, yet have high enough ESR to satisfy stability requirements. Also, the capacitance value must high enough to guarantee stability and absorb the inductor energy going from a full-load sourcing to full load sinking condition without exceeding the maximum output tolerance.

In applications where the output is subject to large load transients, the output capacitor's size typically depends on how much ESR is needed to prevent the output from dipping too low under a load transient.

Application Information(Cont.)

Output Capacitor Selection (Cont.)

$$R_{ESR} \leq \Delta V_{OUT} / \Delta I_{OUT(MAX)}$$

The actual microfarad capacitance value required is defined by the physical size needed to achieve low ESR, and by the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR, size and voltage rating rather than by capacitance value. When using low-capacity filter capacitors such as ceramic or polymer types, capacitor size is usually determined by the capacity needed to prevent overshoot and undershoot from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising-load edge is no longer a problem.

Soft-Start

Soft-start allows a gradual increase of the internal current limit to reduce input surge currents at start-up and at exit from shutdown. A timing capacitor, C_{SS} , placed from SS to GND sets the rate at which the internal current limit is changed. Upon power-up, when the device comes out of under-voltage lockout (2.6V typ.) or after the SHDN pin is pulled high, a 4.7 μ A constant current source charges the soft-start capacitor and the voltage on SS increases. When the voltage on SS is less than approximately 0.7V, the current limit is set to zero. As the voltage increases from 0.7V to approximately V_{IN} , the current limit is adjusted from 0V to the current-limit threshold. The voltage across the soft-start capacitor changes with time according to the following equation:

$$V_{SS} = \frac{4.7\mu A \times t}{C_{SS}}$$

The output current limit during soft-start varies with the voltage on the soft-start pin, SS, according to the following equation:

$$I_{LIMIT(SS)} = \frac{(V_{SS} - 0.7V)}{1.1V} \times I_{LIMIT}, V_{SS} \leq 1.8V$$

where I_{LIMIT} is the current-limit threshold from the Electrical Characteristics. The constant-current source stops charging once the voltage across the soft-start capacitor reaches 1.8V.




Figure 6. Soft-Start Current Limit

Input Source

The output of the APW7093 can accept current due to the reversible properties of the buck and the boost converter. When voltage at the output of the APW7093 (low-voltage port) exceeds or equals the output set voltage the flow of energy reverses, going from the output to the input (high-voltage port). If the input (high voltage port) is not connected to a low-impedance source capable of absorbing energy, the voltage at the input will rise. This voltage can violate the absolute maximum voltage at the input of the APW7093 and destroy the part. This occurs when sinking current because the topology acts as a boost converter, pumping energy from the low-voltage side (the output), to the high-voltage side (the input). The input (high-voltage side) voltage is limited only by the clamping effect of the voltage source connected there. To avoid this problem, make sure the input to the APW7093 is connected to a low impedance, two quadrant supply or that the load (excluding the APW7093) connected to that supply consumes more power than the amount being transferred from the APW7093 output to the input.

Current Limit and Short Circuit Protection

The APW7093 monitors sourcing and sinking current, and limits the maximum output current to prevent damaging during overload or short-circuit.

Application Information(Cont.)


Circuit Layout and Grounding

Good layout is necessary to achieve the APW7093's intended output power level, high efficiency, and low noise. Good layout includes the use of ground planes, careful component placement, and correct routing of traces using appropriate trace widths. The following points are in order of decreasing importance:

1. Minimize switched-current and high-current ground loops. Connect the input capacitor's ground, the output capacitor's ground, and PGND close together. Split the ground connections. Use separate traces or planes for the PGND and GND and tie them together at a single point.
2. The output capacitor should be placed close to the output terminals to obtain better smoothing effect on the output ripple.
3. Connect the input filter capacitor less than 5mm away from IN. The connecting copper trace carries large currents and must be at least 1mm wide, preferably 2.5mm.
4. Place the LX node components as close together and as near to the device as possible. This reduces resistive and switching losses as well as noise.
5. Ground planes are essential for optimum performance. In most applications, the circuit is located on a multilayer board and full use of the four or more layers is recommended. For heat dissipation, connect the exposed backside pad of the QFN package to a large analog ground plane, preferably on a surface of the board that receives good airflow. If the ground plane is located on the top layer, use the N.C. pins adjacent to the GND to lower thermal resistance to the ground plane. If the ground is located elsewhere, use several vias to lower thermal resistance. Typical applications use multiple ground planes to minimize thermal resistance. Avoid large AC currents through the analog ground plane.

Package Information

SSOP-16




SYMBOL	SSOP-16			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A		1.75		0.069
A1	0.10	0.25	0.004	0.010
A2	1.24		0.049	
b	0.20	0.30	0.008	0.012
c	0.15	0.25	0.006	0.010
D	4.80	5.00	0.189	0.197
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
e	0.635 BSC		0.025 BSC	
L	0.40	1.27	0.016	0.050
h	0.25	0.50	0.010	0.020
θ	0°	8°	0°	8°

- Note : 1. Follow JEDEC MO-137 AB.
 2. Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
 3. Dimension "E" does not include inter-lead flash or protrusions.
 Inter-lead flash and protrusions shall not exceed 10 mil per side.

Package Information

TQFN5x5-32



SYMBOL	TQFN5x5-32			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
A3	0.20 REF		0.008 REF	
b	0.18	0.30	0.007	0.012
D	4.90	5.10	0.193	0.201
D2	3.50	3.80	0.138	0.150
E	4.90	5.10	0.193	0.201
E2	3.50	3.80	0.138	0.150
e	0.50 BSC		0.020 BSC	
L	0.35	0.45	0.014	0.018
K	0.20		0.008	

Note : Followed JEDEC MO-220 WHHD-4.

Technical drawing of a wheel rim showing various views and dimensions:

- SECTION A-A:** A cross-sectional view of the rim profile. Dimensions include $K0$ (width of the top flange), $B0$ (height of the rim), and T (thickness of the rim).
- SECTION B-B:** A cross-sectional view of the rim profile, showing the internal structure and dimensions $A0$ (width of the rim) and B (height of the rim).
- Top View:** A plan view of the rim showing the overall dimensions A (width) and H (height). It also shows the internal structure with dimensions $P0$, $P2$, and $P1$.
- Bottom View:** A plan view of the rim showing the overall dimensions A (width) and H (height). It also shows the internal structure with dimensions $P0$, $P2$, and $P1$.
- Other Dimensions:**
 - $\varnothing D0$: Diameter of the central hole.
 - $\varnothing D1$: Diameter of the central hole.
 - $\varnothing C$: Diameter of the central hole.
 - $\varnothing D$: Diameter of the central hole.
 - $E1$: Thickness of the rim.
 - F : Width of the rim.
 - W : Width of the rim.


Application	A	H	T1	C	d	D	W	E1	F
SSOP-16	330.0 \pm 2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 \pm 0.30	1.75 \pm 0.10	5.50 \pm 0.10
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.00 \pm 0.10	8.00 \pm 0.10	2.00 \pm 0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 \pm 0.20	5.20 \pm 0.20	2.10 \pm 0.20
Application	A	H	T1	C	d	D	W	E1	F
TQFN5x5-32	330.0 \pm 2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 \pm 0.30	1.75 \pm 0.10	5.5 \pm 0.10
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 \pm 0.10	8.0 \pm 0.10	2.0 \pm 0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	5.30 \pm 0.20	5.30 \pm 0.20	1.30 \pm 0.20

Devices Per Unit


Package Type	Unit	Quantity
SSOP-16	Tape & Reel	2500
TQFN5x5-32	Tape & Reel	2500


Taping Direction Information

SSOP-16



TQFN 5x5-32



Reflow Condition (IR/Convection or VPR Reflow)**Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 sec
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @125°C
PCT	JESD-22-B,A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	10ms, 1 _{tr} > 100mA

Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T _L to T _P)	3°C/second max.	3°C/second max.
Preheat		
- Temperature Min (T _{smin})	100°C	150°C
- Temperature Max (T _{smax})	150°C	200°C
- Time (min to max) (t _s)	60-120 seconds	60-180 seconds
Time maintained above:		
- Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak/Classification Temperature (T _p)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (t _p)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Note: All temperatures refer to topside of the package. Measured on the body surface.

Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

* Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,
Hsin-Chu, Taiwan, R.O.C.
Tel : 886-3-5642000
Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,
Sindian City, Taipei County 23146, Taiwan
Tel : 886-2-2910-3838
Fax : 886-2-2917-3838